We demonstrate a tunnel field effect transistor based on a lateral heterostructure patterned from an LaAlO 3 /SrTiO 3 electron gas. Charge is injected by tunneling from the LaAlO 3 /SrTiO 3 contacts and the current through a narrow channel of insulating SrTiO 3 is controlled via an electrostatic side gate. Drain-source I/V-curves have been measured at low and elevated temperatures. The transistor shows strong electric-field and temperature-dependent behaviour with a steep sub-threshold slope as small as 10 mV/decade and a transconductance as high as g m ≈ 22 µA/V. A fully consistent transport model for the drain-source tunneling reproduces the measured steep sub-threshold slope.
I. INTRODUCTION
Since the discovery of the electron gas between the two complex oxide band insulators LaAlO 3 (LAO)and SrTiO 3 (STO) [1] a number of devices have been realized, including both classical field transistors [2, 3] and quantum transport devices such as the single electron transistor [4] . Device concepts suggested for the two-dimensional electron gas (2DEG) in LAO/STO heterostructures usually use the conducting interface in a similar fashion to how a 2DEG is used in a III-V or group-IV semiconductor heterostructure. Control of the transport occurs by electric field control of the carrier concentration at the interface, as in a field effect transistor [2, 3] , or by gate control of the potential in a small LAO/STO island [4] . Less explored is charge transport in the STO itself, when the material is doped, for example, with vacancies or impurities [5] [6] [7] . However, transport through insulating STO over sub-micron distances is also possible when a suitable band alignment is achieved by applying electric fields.
The LAO/STO system can enable new device structures because LAO/STO islands can be used as contacts for charge injection into the STO with reliable performance and low threshold voltage. Based on such contacts we demonstrate a lateral heterostructure in which a narrow STO channel between two LAO/STO contacts conducts at bias voltages well below 100 mV, and we also demonstrate that the current can be controlled by equally small gatesource voltages applied between a side gate and the channel. The sub-threshold slope under such conditions is very steep, indicating the importance of tunnelling currents. Therefore we present a steep sub-threshold slope device that consists entirely of oxide materials and is fabricated in a single-step, industry compatible etching process. We also demonstrate current manipulation of a wide conducting channel by a single side gate with low gate currents.
II. DEVICE DESCRIPTION
The device consists of an insulating STO channel which is laterally contacted by the 2DEG and a wedge-shaped side gate which is patterned into the 2DEG in the vicinity of the channel [ Fig. 1(a) ]. The channel between source and drain has a length of L = 130 − 160 nm and a width of W = 4 µm. The spacing between the tip of the side gate and the channel is 1 µm. For our measurements we use a standard lateral three terminal geometry [ Fig. 1(a) ] consisting of two current leads (drain and source), biased by a DC-voltage source. Two additional contacts can be used as voltage probes for four terminal measurements. The gate only has a single contact. The 2DEG arises from the deposition of six unit cells (u.c.) of crystalline LAO (c-LAO) onto the TiO 2 terminated STO surface [1] . The nonconducting areas are created either by removing the c-LAO via reactive ion etching (RIE) [ Fig. 1(a) ], as demonstrated by Minhas et al. [8] , or by locally preventing the growth of more than three unit cells of c-LAO [9] . The latter can be achieved by using a patterned amorphous LAO layer with [ Fig. 1(c) ] or without [ Fig. 1(b) ] a prior deposition of a 2 u.c. subthreshold c-LAO Layer. The second process is similar to the method described by Schneider et al. [9] .
The 2DEG is electronically contacted with Al wirebonds using ultrasonic bonding directly through the top LAO layer. Figure 1 (d) shows a scanning electron microscope picture of a typical device fabricated using the RIE process.
III. RESULTS
Temperature-depended transport characteristics have been investigated in semiconducting, niobium-doped, or oxygen deficient STO [5] [6] [7] 10] . In slightly reduced STO single crystals [7] and reduced STO thin films [10] freezeout of charge carriers was observed at low temperatures. In competition with the decrease in carrier concentration due to freezeout, the carrier mobility increases as the temperature drops and peaks at an intermediate temperature (50K for Ref. [7] and 100K for Ref. [10] ). Liu et al. [10] suggest a metal insulator transition occurs at this temperature, with carrier trapping in an oxygen vacancy donor level at lower temperatures. However, they also found the carrier trapping to be partially suppressed by an electric-field-induced detrapping. In our measurements we also observe a temperature dependent series resistance. This resistance, however, does not play a dominant role within the observed current regime for low temperatures and therefore the metal-insulator transition and detrapping effects described above are not important for interpreting our measurements.
We determine first the drain-source I/V characteristics at 4.2K of an RIE etched sample with no gate connected. The results are shown in Fig. 2 (a) and this structure will be referred to as Str 1 below. At low bias voltages the current is below the detection limit of the current amplifier of ≈100 fA. At a threshold bias voltage, V TH , the current starts to flow and we observe more than seven orders of magnitude increase in current within a few tens of mV.
This increase shows no hysteresis and is similar for positive and negative polarity (except for the current direction). The rise in current, however, is limited by an additional inherent series resistance, which, in this experiment, is of the order of a few kΩ at 4.2 K leading to a constant slope dI/dV at high currents. The qualitative behavior is the same for all working structures and all processes used, although the values for V TH and the slope differ from sample to sample and also slightly for each cool down of the same structure. V TH can also be shifted irreversibly to higher values by the application of a high voltage, which also results in a reduced dI/dV slope.
In Fig. 3 (a) the I/V-curves in a temperature range of 1.2 K < T < 111 K from Str 1 are shown. The I/V-curves are linear in a semi logarithmic plot and their slopes decrease with increasing temperature. When the curves are described by the simple expression I(V ) = αexp(βV ) we find α increases and β decreases with rising temperature. This leads to crossing points between the curves. For T ≥ 31 K these crossing points are below our measurement limit since β decreases faster than ln α increases. The apparent shift in V TH is a consequence of this behavior also because V TH is just the crossing point of the I/V-curve with our current detection limit. occur for a change in barrier height. This, however, would not result in the crossing of the I/V -curves that we observe. Also it should be noted that the strong dependence of the static dielectric constant ǫ r (T, E) on electric field [18] [19] [20] is not relevant for the tunneling process because the transit time through the thin barrier is too short for the lattice to respond (as pointed out by Scott [21] ).
Thermionic emission with barrier lowering by the Schottky effect includes both a strong temperature and field dependence and may be described by
with β S = (e 3 /4πǫ 0 ǫ r ) 1/2 , m the effective electron mass, e the electron charge, k B the Boltzmann constant, T the absolute temperature, h as Planck's constant, E the magnitude of the electric field, ǫ r the relative dielectric constant, and ǫ 0 the permittivity of vacuum. Equation (1) leads to higher currents for higher temperatures at any given electric field. It also predicts intersection points between I/V -curves which move to higher current and electric field with increasing temperature. This, however, does not match our observations for all temperatures as in some cases the crossing points also move to lower current and electric field with increasing temperature as shown in Fig. 3 .
However, when fitting these I/V -curves with Eq. (1) one is able to calculate an effective barrier height Φ ef f for each point (I, V/E). By doing so an additional decreasing linear dependence of Φ ef f with respect to applied voltage emerges which leads to Φ ef f = Φ 0 +aV DS .
This form of Φ ef f in Eq. (1) accurately fits both Str 1 and Str 2 , as shown in Fig. 3 . The fitting parameter values are asymmetric with respect to the sign of the voltage as discussed below.
Since for usual Schottky Emission no crossing between I/V -curves can occur with a fixed potential barrier Φ ef f , the curve fits result in an increasing Φ 0 for increasing temperature.
That leads, in combination with the decreasing slope of the semi-log curve as temperature increases, to the creation of crossing points. Those points can be identified by the model via the formula
using the condition J 1 (T 1 ) = J 2 (T 2 ) and solving for V by taking E = V/L. As a result, I/V -curves taken at different temperatures can show crossing points.
In our picture of two back-to-back Schottky diodes one contact is always biased in reverse and the other in forward direction. Due to its higher resistance only the reverse biased contact needs to be considered. Within that picture small differences in the barrier height at the two different sides lead to an asymmetry of the I/V-curves that must vanish at These vacancies are exposed to a much smaller electric field within the 2DEG than in STO.
Therefore, we only observe an increase in V TH and never a decrease, because the vacancy concentration inside the channel can only decrease. In addition to the O 2+ vacancies, surface and interface states are expected to exist. Due to possible variations in the densities of the interface states, the work functions are expected to be different at the two separate junctions [23] .
In addition to current flow via the conduction band, Lee et al. [7] suggested the existence of an impurity band in slightly oxygen reduced STO with strong temperature dependent properties, due to the combination of low doping and the large temperature dependent static dielectric constant [18] [19] [20] . Increasing the electric field and temperature reduces the static dielectric constant and thus increases the potential between the vacancies. Carriers trapped at the vacancies can surpass this potential more easily at elevated temperatures.
This behaviour would also indicate that the potential barrier into such an impurity band should be highly dependent on temperature and increase with increasing temperature.
By the application of V GS , the bands within the STO are shifted up or down depending on V GS 's sign. This shift is expressed in a rise or reduction in Φ 0 through Φ 0 ± α GS × V GS which results in an exponential change in current when sweeping V GS . Since ±α GS × V GS is also divided by k B T a strong decrease in the gating effect is observed with increasing temperature.
As recent study [25] .
Cen et al. [26] showed results for smaller three-terminal structures with gating; the three terminals were conducting lines induced in an insulating LAO/STO bilayer using a conducting AFM, and the spacings between source, drain and gate are up to one order of magnitude smaller than our channel. At high temperatures they observed an increase in conductance caused by thermal activation, and they suggested quantum field emission as a dominant transport mechanism at low temperatures, supported by the signature of STO phase transitions related to changes in ǫ r . We suggest that the process in Ref. [26] is not suitable for huge throughput and long device stability, in contrast to the RIE etching process used in our case. Due to smaller dimensions and higher applied voltages the electric field in their experiment is much higher than described here leading to a different transport mechanism with a different temperature dependence. The larger dimensions of our device simply exclude any direct tunneling process between the contacts. The difference in functionality is also visible due the fact that we observe no influence of the structural phase transitions as described in Ref. [26] .
IV. CONCLUSION
We have shown that it is possible to create a new type of field effect transistor based on transport through more than 100 nm of STO in an LAO/STO heterostructure. The transport is dominated by the Schottky barriers between the electron gas on both sides of 
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Appendices

A. SAMPLE PREPARATION
The devices were fabricated from large area LAO/STO heterostructures. These heterostructures were fabricated by pulsed laser deposition (PLD) of 6 u.c. LAO on (001) oriented STO substrates. The substrates were prepared as described in previous studies [27, 28] . For the deposition (fluency of 2 J/cm 2 at f = 2 Hz) a O 2 pressure of 0.001 mbar at a temperature of T = 850
• C was used.
The layers were patterned by electron beam lithography and dry etching. PMMA was used as an electron beam resist and subsequent etch mask.The exposure was done at an acceleration voltage of 30 kV using a RAITH pioneer exposure tool. After development the LAO was patterned by dry etching down to the STO substrate using the etching process described in [8] . The a-LAO layer was patterned by a standard PMMA lift off process.
For the process described in Fig. 1 the a-LAO layer was annealed for 1 h at 650
atmosphere in order to make the interface insulating [24] . No contact metallization is used but the electron gas is contacted electrically by direct ultrasonic bonding through the LAO.
B. MEASUREMENT
The samples were characterized in a and V GS = ±100 mV. The off current is at the detection limit and the on-off ratio is at least 10 6 .
I. SUPPLEMENTAL INFORMATION
A. Prestructured substrate
In Fig. 1 gated I/V-curves, taken at 1.2 K, are shown similar to the measurements displayed in Fig. 3 (Manuscript), 4 (Manuscript) . The sample used here (Str 3 ) are processed via prestructureing the substrate with an amorphous LAO layer with subsequent annealing.
The I/V-curve Fig. 1 (a) shows an additional shoulder resulting also in an reduced slope within the gate-source sweeps taken near that position shown in Fig. 1 (b 
B. Threshold shifting
As mentioned above the I/V-curves can be shifted by the application of high voltages.
That shift can be induced by V GS and V DS an lead to reproducible results afterwards as shown in Fig. 2 . By an application of a high voltage we observed always an increase in resistance (higher V TH ) independent of the voltage sign. Also should be noted, that V TH is changed on both sides. The exponential slope dI/dV GS reduces strongly with the shift as seen in Fig. 2 (a) . 
